rus
DOI: 10.22184/1992-4178.2022.212.1.138.141
By the example of Ostec’s own developments the article considers how, using the synthesis of in-circuit testing and boundary scan of electronic modules, to achieve 100% testability at the design step yet.
By the example of Ostec’s own developments the article considers how, using the synthesis of in-circuit testing and boundary scan of electronic modules, to achieve 100% testability at the design step yet.
Теги: boundary scan design in-circuit testing testability внутрисхемное тестирование периферийное сканирование проектирование тестопригодность
TESTABLE DESIGNING AT OSTEC
Readers feedback
